

IN THE CLAIMS:

Please amend the claims as follows:

1. (Cancelled)
2. (Canceled)
3. (Currently Amended) A digitizer for converting an analog signal output from an electronic device to a digital signal, comprising:

N a plurality of A/D converters including a first A/D converter and a second A/D converter for converting operable to convert the analog signal output from said electronic device to digital signal[[s]] at a different sampling timing[[s]] from each other by turns, ~~N being an integer equal to or larger than 2~~; and

N a plurality of digital filters including a first digital filter receiving the converted digital signal from the first A/D converter and a second digital filter receiving the converted digital signal from the second A/D converter operable to output corrected signals, each of said first digital filter and said second digital filter for obtaining a correction coefficient based on a phase error in sampling timing of said associated A/D converter, corrected signals being obtained by multiplying one of said associated converted digital signal by said correction coefficient, digital signals output from an associated one of said N A/D converters by a correction coefficient based on a phase error between an ideal sampling timing at which said associated A/D converter is to sample said analog signal and an actual sampling timing at which said associated A/D converter sampled said analog signal and outputting each corrected digital signal.

4. (Currently Amended) A digitizer as claimed in claim 3, wherein each of said ~~¶~~ first digital filter and said second digital filter[[s]] includes a memory in which an impulse response function for calculating said correction coefficient is stored, and  
said ~~¶~~ first digital filter and said second digital filter[[s]] output said corrected signals each obtained by calculating convolution of said correction coefficient, that is a value of said impulse response function corresponding to a timing away from said ideal sampling timing by said phase error of said associated A/D converter, and values of said digital signal converted by said associated A/D converter.
5. (Original) A digitizer as claimed in claim 4, wherein said memory stores said impulse response function based on gain characteristics of said associated A/D converter.
6. (Original) A digitizer as claimed in claim 4 or 5, wherein said memory stores said impulse response function based on frequency characteristics of said associated A/D converter.
7. (Currently Amended) A digitizer as claimed in claim 3, wherein each of said ~~¶~~ first digital filter and said second digital filter[[s]] includes a memory for storing as said correction coefficient a value of an impulse response function of said digital filter at said actual sampling timing of said associated A/D converter, and  
said ~~¶~~ first digital filter and said second digital filter[[s]] outputs said corrected signals each obtained by calculation of convolution of values of said digital signal converted by said associated A/D converter and said correction coefficient.

8. (Original) A digitizer as claimed in claim 7, wherein said memory stores said correction coefficient based on gain characteristics of said associated A/D converter.
9. (Original) A digitizer as claimed in claim 7 or 8, wherein said memory stores said correction coefficient based on frequency characteristics of said associated A/D converter.
10. (Currently Amended) A digitizer as claimed in claim 3, further comprising an interleaving unit operable to generate a data sequence obtained by arranging said corrected signals respectively output from said ~~N first digital filter and said second digital filter[[s]]~~ in a predetermined order.
11. (Currently Amended) A digitizer as claimed in claim 3, further comprising a decimation data generation unit operable to calculate a sum of said corrected signals respectively output from said plurality of digital filters to generate decimation data, wherein

each of said ~~N first digital filter and said second digital filter[[s]]~~ multiplies said digital signal output from said associated A/D converter by said correction coefficient based on:

a phase error between said ideal sampling timing at which said associated A/D converter is to sample said analog signal and said actual sampling timing at which said associated A/D converter sampled said analog signal; and

a phase difference between said ideal sampling timing of said associated A/D converter and an ideal sampling timing of one of said ~~N first A/D converter and said second A/D converter[[s]]~~ that is used as a reference A/D converter.

12. (Currently Amended) A digitizer as claimed in claim 11, wherein each of said ~~N~~ first digital filter and said second digital filter[[s]] includes a memory for storing a plurality of correction coefficients obtained by decomposing a predetermined impulse response function by a polyphase decomposition and multiplying results of the polyphase decomposition by a coefficient based on said phase error, and said ~~N~~ first digital filter and said second digital filter[[s]] output said corrected signals obtained by calculation of convolution of said plurality of correction coefficients and said digital signals.
13. (Currently Amended) A digitizer as claimed in claim 12, wherein said memory of each of said ~~N~~ first digital filter and said second digital filter[[s]] stores, as said plurality of correction coefficients, values obtained by multiplying values of said impulse response function at said ideal sampling timings of said associated A/D converter by said coefficient based on said phase error.
14. (Currently Amended) A digitizer as claimed in claim 13, wherein said memory of each of said ~~N~~ first digital filter and said second digital filter[[s]] stores said plurality of correction coefficients based on a function obtained by moving said impulse response function on a time axis by a difference between a phase of said ideal sampling timing of said associated A/D converter and a phase of said ideal sampling timing of said reference A/D converter, and said phase error.
15. (Original) A digitizer for converting an analog signal output from an electronic device to a digital signal, comprising:

N A/D converters operable to convert the analog signal output from said electronic device to digital signals at different sampling timings by turns, N being an integer equal to or larger than 2;

a first interleaving unit operable to generate a first data sequence obtained by arranging said digital signals converted by<sup>1</sup> said N A/D converters in a predetermined order to output said first data sequence;

N digital filters operable to receive said first data sequence output from said first interleaving unit, to calculate convolution of correction coefficients based on phase errors between ideal sampling timings at which said N A/D converters are to sample said analog signal and actual sampling timings at which said N A/D converters sampled said analog signal and said first data sequence so that each of said N digital filters generate and output decimation data containing less number of data units than data units in said first data sequence; and

a second interleaving unit operable to generate a second data sequence obtained by arranging said data units in said decimation data output from each of said N digital filters in a predetermined order.

16. (Original) A digitizer as claimed in claim 15, wherein said N digital filters include memories operable to store impulse response functions for calculating said correction coefficients, and

said N digital filters output signals obtained by convolution of values of said impulse response functions corresponding to timings away from said ideal sampling timings by said phase errors of associated A/D converters and values of said digital signals converted by said associated A/D converters, respectively.

17. (Cancelled)

18. (Currently Amended) A testing apparatus for testing an electronic device, comprising:

a pattern generator operable to generate a pattern signal and an expected value signal;

a waveform shaping unit operable to shape a waveform of said pattern signal generated by said pattern generator;

a device contact unit, onto which said electronic device is to be placed, operable to supply said pattern signal shaped by said waveform shaping unit to said electronic device and to receive an analog signal output from said electronic device;

a digitizer operable to convert said analog signal output from said electronic device to a digital signal; and

a determination unit operable to determine based on said expected-value signal output from said pattern generator and a signal output from said digitizer whether or not said electronic device is defective, wherein said digitizer includes:

N a plurality of A/D converters including a first A/D converter and a second A/D converter for converting operable to convert said analog signal output from said electronic device to digital signal[[s]] at a different sampling timing[[s]] from each other by turns, N being an integer equal to or larger than 2; and

N a plurality of digital filters including a first digital filter receiving the converted digital signal from the first A/D converter and a second digital filter

receiving the converted digital signal from the second A/D converter operable to output corrected signals, each of said first digital filter and said second digital filter for obtaining a correction coefficient based on a phase error in sampling timing of said associated A/D converter, obtained by multiplying said associated converted digital signal by said correction coefficient, digital signals output from said N A/D converters by correction coefficients, and

said N digital filters multiply said digital signals converted by associated A/D converters by said correction coefficients based on phase errors between ideal sampling timings at which said associated A/D converters are to sample said analog signal and sampling timings at which said N A/D converters sampled said analog signal outputting each corrected digital signal.

19. (Currently Amended) A testing apparatus as claimed in claim 18, wherein said digitizer further includes a decimation data generation unit operable to calculate a sum of said corrected signals respectively output from said plurality of digital filters to generate decimation data, wherein:

said N first digital filter and said second digital filter[[s]] output said corrected signals obtained by multiplying said digital signals converted by set associated A/D converters by said correction coefficients based on:

phase errors between said ideal sampling timings at which said associated A/D converters are to sample said analog signal and said actual sampling timing at which said N first and said second A/D converters sampled said analog signal; and

phase differences between said ideal sampling timings of said associated A/D converters and ideal sampling timings of one of said N first and said second A/D converters that is used as a reference.

20. (Currently Amended) A testing apparatus for testing an electronic device, comprising:

a pattern generator operable to generate a pattern signal and an expected-value signal;

a waveform shaping unit operable to shape a waveform of said pattern signal generated by said pattern generator;

a device contact unit, onto which said electronic device is to be placed, operable to supply said pattern signal shaped by said waveform shaping unit to said electronic device and to receive an analog signal output from said electronic device;

a digitizer operable to convert said analog signal output from said electronic device to a digital signal; and

a determination unit operable to determine based on said expected-value signal output from said pattern generator and a signal output from said digitizer whether or not said electronic device is defective, wherein said digitizer includes:

N a plurality of A/D converters including a first A/D converter and a second A/D converter for converting ~~operable to convert~~ said analog signal output from said electronic device to digital signal[[s]] at a different sampling timing[[s]] from each other by turns, ~~N being an integer equal to or larger than 2;~~

a first interleaving unit operable to generate and output a first data sequence obtained by arranging said digital signals converted by said N first and said second A/D converters in a predetermined order;

N a plurality of digital filters including a first digital filter receiving the converted digital signal from the first A/D converter and a second digital filter receiving the converted digital signal from the second A/D converter, each of said first digital filter and said second digital filter operable to receive[[e]]ing said first data sequence output from said first interleaving unit and to calculate[[e]]ing convolution of correction coefficient, ~~based on phase errors between ideal sampling timings at which said N A/D converters are to sample said analog signal and actual sampling timings at which said N A/D converters sampled said analog signal~~, and said first data sequence to generate and output decimation data, said decimation data of each of said N digital filters each of said first digital filter and said second digital filter containing less number of data units than data units in said first data sequence; and

a second interleaving unit operable to generate a second data sequence obtained by arranging said data units in said decimation data output from said N first and said second digital filters in a predetermined order.